



V






V		Rating	
P_{p}	W	2	W
I_{p}	A	6	A
V_{B}	V	8	V
V_{B}	V	8	V
T_{J}	$^{\circ}\text{C}$	2	$^{\circ}\text{C}$
T_{e}	$^{\circ}\text{C}$	8	$^{\circ}\text{C}$
T	$^{\circ}\text{C}$	8	$^{\circ}\text{C}$

V		Rating	
V	V	2	2
I	A	6	6
V_{B}	V	8	8
V	V	8	8
V_{C}	V	7	7
R_{B}	0	0	0
V_{C}	V	8	8
V_{C}	V	6	7
V_{C}	V	8	8
V_{C}	V	8	9
C_{J}	V	5	5
C_{J}	V	5	5

0	t	p	0
-----	-----	-----	-----




ESD clamping
(+8kV contact discharge per IEC61000 4 2)




ESD clamping
(8kV contact discharge per IEC61000 4 2)



TLP Measurement




V



6 \ PERO	PLQ	PP	0 D
\$			
%			
&			
&			
(			
)			
*			

PP



Notes:
 This recommended land pattern is for reference purposes only. Please consult your manufacturing group to ensure your PCB design guidelines are met

